Go to the documentation of this file.
8 #define DISABLE_SUSPEND 0x00
9 #define ENABLE_SUSPEND 0x01
10 #define SUSPEND_MODE 0x02
11 #define MCU_RESUME 0x04
12 #define ISO_UPDATE (1<<7)
15 #define FIFO_SIZE_0 0x00
16 #define FIFO_SIZE_8 0x01
17 #define FIFO_SIZE_16 0x02
18 #define FIFO_SIZE_32 0x04
19 #define FIFO_SIZE_64 0x08
22 #define EP0_OUT_PKT_READY 0x01
23 #define EP0_IN_PKT_READY 0x02
24 #define EP0_SENT_STALL 0x04
25 #define EP0_DATA_END 0x08
26 #define EP0_SETUP_END 0x10
27 #define EP0_SEND_STALL 0x20
28 #define EP0_SERVICED_OUT_PKT_RDY 0x40
29 #define EP0_SERVICED_SETUP_END 0x80
31 #define EP0_WR_BITS 0xc0
34 #define EP0_INT 0x01 // Endpoint 0, Control
35 #define EP1_INT 0x02 // Endpoint 1, (Bulk-In)
36 #define EP2_INT 0x04 // Endpoint 2
37 #define EP3_INT 0x08 // Endpoint 3, (Bulk-Out)
38 #define EP4_INT 0x10 // Endpoint 4
41 #define SUSPEND_INT 0x01
42 #define RESUME_INT 0x02
43 #define RESET_INT 0x04
46 #define EPI_IN_PKT_READY 0x01
47 #define EPI_UNDER_RUN 0x04
48 #define EPI_FIFO_FLUSH 0x08
49 #define EPI_SEND_STALL 0x10
50 #define EPI_SENT_STALL 0x20
52 #define EPI_WR_BITS (EPI_FIFO_FLUSH|EPI_IN_PKT_READY|EPI_CDT)
55 #define EPI_IN_DMA_INT_MASK (1<<4)
56 #define EPI_MODE_IN (1<<5)
57 #define EPI_MODE_OUT (0<<5)
58 #define EPI_ISO (1<<6)
59 #define EPI_BULK (0<<6)
60 #define EPI_AUTO_SET (1<<7)
63 #define EPO_OUT_PKT_READY 0x01
64 #define EPO_OVER_RUN 0x04
65 #define EPO_DATA_ERROR 0x08
66 #define EPO_FIFO_FLUSH 0x10
67 #define EPO_SEND_STALL 0x20
68 #define EPO_SENT_STALL 0x40
70 #define EPO_WR_BITS (EPO_FIFO_FLUSH|EPO_SEND_STALL|EPO_CDT)
74 #define EPO_OUT_DMA_INT_MASK (1<<5)
75 #define EPO_ISO (1<<6)
76 #define EPO_BULK (0<<6)
77 #define EPO_AUTO_CLR (1<<7)
80 #define UDMA_IN_RUN_OB (1<<7)
81 #define UDMA_IGNORE_TTC (1<<7)
82 #define UDMA_DEMAND_MODE (1<<3)
83 #define UDMA_OUT_RUN_OB (1<<2)
84 #define UDMA_OUT_DMA_RUN (1<<2)
85 #define UDMA_IN_DMA_RUN (1<<1)
86 #define UDMA_DMA_MODE_EN (1<<0)
88 #define rEP1_DMA_TTC (rEP1_DMA_TTC_L+(rEP1_DMA_TTC_M<<8)+(rEP1_DMA_TTC_H<<16))
89 #define rEP2_DMA_TTC (rEP2_DMA_TTC_L+(rEP2_DMA_TTC_M<<8)+(rEP2_DMA_TTC_H<<16))
90 #define rEP3_DMA_TTC (rEP3_DMA_TTC_L+(rEP3_DMA_TTC_M<<8)+(rEP3_DMA_TTC_H<<16))
91 #define rEP4_DMA_TTC (rEP4_DMA_TTC_L+(rEP4_DMA_TTC_M<<8)+(rEP4_DMA_TTC_H<<16))
93 #define ADDR_EP0_FIFO (0x520001c0) //Endpoint 0 FIFO
94 #define ADDR_EP1_FIFO (0x520001c4) //Endpoint 1 FIFO
95 #define ADDR_EP2_FIFO (0x520001c8) //Endpoint 2 FIFO
96 #define ADDR_EP3_FIFO (0x520001cc) //Endpoint 3 FIFO
97 #define ADDR_EP4_FIFO (0x520001d0) //Endpoint 4 FIFO
100 #define EP0_PKT_SIZE 8
101 #define EP1_PKT_SIZE BULK_PKT_SIZE
102 #define EP3_PKT_SIZE BULK_PKT_SIZE
109 #define PWR_REG_DEFAULT_VALUE (DISABLE_SUSPEND)
116 #define HOST_TO_DEVICE (0x00)
117 #define DEVICE_TO_HOST (0x80)
120 #define STANDARD_TYPE (0x00)
121 #define CLASS_TYPE (0x20)
122 #define VENDOR_TYPE (0x40)
123 #define RESERVED_TYPE (0x60)
126 #define DEVICE_RECIPIENT (0)
127 #define INTERFACE_RECIPIENT (1)
128 #define ENDPOINT_RECIPIENT (2)
129 #define OTHER_RECIPIENT (3)
132 #define DEVICE_REMOTE_WAKEUP (1)
136 #define GET_STATUS (0)
137 #define CLEAR_FEATURE (1)
138 #define SET_FEATURE (3)
139 #define SET_ADDRESS (5)
140 #define GET_DESCRIPTOR (6)
141 #define SET_DESCRIPTOR (7)
142 #define GET_CONFIGURATION (8)
143 #define SET_CONFIGURATION (9)
144 #define GET_INTERFACE (10)
145 #define SET_INTERFACE (11)
146 #define SYNCH_FRAME (12)
149 #define GET_DEVICE_ID (0)
150 #define GET_PORT_STATUS (1)
151 #define SOFT_RESET (2)
154 #define DEVICE_TYPE (1)
155 #define CONFIGURATION_TYPE (2)
156 #define STRING_TYPE (3)
157 #define INTERFACE_TYPE (4)
158 #define ENDPOINT_TYPE (5)
161 #define CONF_ATTR_DEFAULT (0x80) //Spec 1.0 it was BUSPOWERED bit.
162 #define CONF_ATTR_REMOTE_WAKEUP (0x20)
163 #define CONF_ATTR_SELFPOWERED (0x40)
166 #define EP_ADDR_IN (0x80)
167 #define EP_ADDR_OUT (0x00)
169 #define EP_ATTR_CONTROL (0x0)
170 #define EP_ATTR_ISOCHRONOUS (0x1)
171 #define EP_ATTR_BULK (0x2)
172 #define EP_ATTR_INTERRUPT (0x3)
175 #define LANGID_US_L (0x09)
176 #define LANGID_US_H (0x04)